Research Topic -Low Power VLSI, Full-Custom Digital IC Design, Power Supply Noise
The computational capability of Silicon Chips used in our present day computers are badly affected by the noise components generated due to physical scaling of MOS devices over the advancement in semiconductor process technologies. Though the digital circuits in these Silicon Chips have higher noise immunity compared to analog designs, the digital circuits are affected by some ‘man-made’ noise because of their high voltage gain. As matter of fact, ‘man-made’ noise sources hamper the circuit performance more compared to the damage incurred by physical noise sources (which are more prominent in case of analog designs) specially when the digital circuits is configured in sub-nano regime for low supply voltage (≤ 0.8V). Since the computer processor chips majorly comprise of digital circuits, it is really important to alleviate noise for getting their best performance. Among the noise sources in these chips, on-chip power supply noise (PSN) exhibits significant adversity in the performance. Basically, the occurrence of PSN is a large voltage drop (= R×i(t) + L×di/dt) across power supply lines “Vdd” and “Vgnd”, mainly because of Ldi/dt (where ‘L’ is the chip package inductance typically in the range of 5–90pH) while transferring Vdd to on-chip sub-systems. This current ramp (di/dt) is assessed as the culprit for PSN occurrence, but in sub-nano regime it is also the sub-threshold conduction current (IOFF) that has some relevance to the matter. When the processor chip is active for some computational tasks, it burns a current (ION) which is correlated to di/dt. Now this on-to-off current ratio (ION/IOFF) is a big factor in sub-nano regime, as there may be IOFF>ION due to the side-effects of reduced short-channel MOS devices having extremely low threshold voltage (Vth). As a consequence, even when the chip is inactive there is a large current flow depicting significant amount of di/dt keeping the possibility of PSN occurrence. As remedy, researchers have been trying out to address the reduced short-channel effect and control the ION/IOFF ratio through tweaking the MOS device structures. But this approach involves high engineering cost and doesn’t offer generic solution to the problem. In this project, it is aimed to explore some circuit-level or system-level solution for retarding IOFF and hence the PSN occurrence.
The prime factors for PSN occurrence is accounted as flow of instantaneous current “i(t)” and current ramp di/dt that is more often than not instigated by on-chip system clock. Therefore, the aim is to look for better controllability in system clock by developing some strategies for sub-nano CMOS regime. Major focus is development of Ultra-Low-Power (ULP) noise resistant circuital scheme that support the chip to deliver non-erroneous computation.
Department & Campus
Department of Computer Science and Engineering, School of Engineering, Amritapuri
Skillsets Preferred from Applicants
Has to be proficient with full-custom IC Design flow till GDSII export
Department of Computer Science and Engineering,
School of Engineering,
Amrita Vishwa Vidyapeetham, Amritapuri.
The core vision of Amrita lies in providing education for life, grounded in intellectual social responsibility through compassion driven research that will translate into a positive global impact. The Schools under the aegis of Amrita University have over 108 programmes in disciplines as diverse as Biotechnology, Engineering, Management, Medicine, Dentistry, Ayurveda, Pharmacy, Nanotechnology, Communication, Arts & Science and Education, providing our students with an outstanding training in our several campuses across multiple states. Needless to add, this multi-disciplinary character of our University facilitates a laudable synergy within our midst greatly enabling us all to derive maximum benefit from the expertise of each other.
Outstanding Faculty from India and Abroad
Immersive Learning Experience
FULL TIME PHD
Applicants holding a Master’s degree are eligible to apply for admission. Examples of Master’s degree include: ME, M. Tech., M. Sc., MCA, MS by Research and MPhil
applicants are expected to have strong academic records.
PART TIME PHD
Applicants who have a full-time appointment at Amrita Vishwa Vidyapeetham or at another academic/ R&D organization are eligible to apply for part-time admission. Other eligibility requirements of such applicants are same as full time applicants. Part Time students are permitted to proceed at a slower pace in completing their doctoral requirements.
Exceptional students pursuing a Bachelor’s or Master’s degree at Amrita will be allowed to apply for the Integrated Ph.D. program subject to the requirement that he or she completes all the requirements of the Bachelor’s or Master’s degree prior to ‘advancement to candidacy’
DUAL DEGREE PHD
Exceptional students who satisfy the eligibility requirements of Amrita and that of Amrita’s International Partner University (IPU), as stated in the Dual PhD. MoU signed between Amrita and the IPU, are eligible for admission to the Dual PhD program.
Doctoral programs at Amrita Vishwa Vidyapeetham are designed to develop outstanding educational researchers with a wide range of research skills as well as in-depth knowledge and practical understanding and expertise in their chosen field of educational research.
We Facilitate Your Education
At Amrita, students work closely with the faculty who become their mentors, advisors and friends. Our faculty aims to provide holistic education to students, strives to structure their skills, helping them to reflect on real-world issues by thinking critically, allowing them to channelize their skills to be used in real life scenarios, by giving them optimal industrial and academic exposure.
PhD Telegram Group
By joining the official Amrita Telegram group, we can provide you quick details on interview dates, programs, admission procedures, departments, student achievements, career advice, research, and the scholarship program.